

RGPV (DIPLOMA WING) BHOPAL		OBE CURRICULUM FOR THE COURSE		FORMAT-3	Sheet No. 1/5
Branch	OPTOELECTONICS			Semester	3
Course Code		Course Name	Digital Electronics		
<b>Course Outcome 1</b>	Examine the structure of various number system, codes and logic gates.			Teach Hrs	Marks
<b>Learning Outcome 1</b>	List out different types of number system & code and convert one to another. <i>(Cognitive)</i>			5	6
<b>Contents</b>	<p><b>Number System:</b> Decimal number, binary number, octal and Hexadecimal number.</p> <p><b>Binary Codes:</b> Weighted and un-weighted codes BCD, Gray, Excess-3.</p> <p><b>Conversion of number system and code:</b> (Decimal number, binary number, octal and Hexadecimal number, BCD, Gray, Excess-3)</p>				
<b>Method of Assessment</b>	External				
<b>Learning Outcome 2</b>	Perform various binary arithmetic operation. <i>(Cognitive)</i>			3	6
<b>Contents</b>	<p><b>Binary operations:</b> Binary addition, subtraction, Multiplication, Division.</p> <p><b>Complement of number:</b> Complements: 1's, 2's, 9's and 10's. Subtraction using 1's and 2's complement.</p>				
<b>Method of Assessment</b>	Internal				
<b>Learning Outcome 3</b>	Verify truth table of all the gates. <i>(Psychomotor)</i>			4	8
<b>Contents</b>	<p><b>Logic Gates:</b> Symbol, operation and truth-table: AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR Realization of logic gates using universal gates.</p> <p><b>Logic System:</b> Positive and negative logic system.</p> <p>Verification of the basic logic gates (AND, OR, NOT NAND, NOR, EX-OR and EX-NOR).</p>				
<b>Method of Assessment</b>	External				

RGPV (DIPLOMA WING) BHOPAL		OBE CURRICULUM FOR THE COURSE		FORMAT-3	Sheet No. 2/5
Branch	OPTOELECTONICS			Semester	3
Course Code		Course Name	Digital Electronics		
<b>Course Outcome 2</b>	Construct and Examine simple combinational digital circuit.			Teach Hrs	Marks
<b>Learning Outcome 4</b>	Explain Boolean algebra laws and theorems. <i>(Psychomotor)</i>			4	5
<b>Contents</b>	<b>Laws and theorems of Boolean algebra:</b> Boolean laws, De-Morgan's Theorem and Duality Theorem, Complement of Boolean equations. Verification of De- Morgan's theorem.				
<b>Method of Assessment</b>	Internal				
<b>Learning Outcome 5</b>	Solve Boolean expressions using K-map and realize its logic circuit. <i>(Cognitive)</i>			6	5
<b>Contents</b>	<b>Karnaugh-map:</b> Boolean expressions: Sum of product and product of sum, Karnaugh maps and its use for simplification up to four variable Boolean expressions, Don't care condition. <b>Realization of logic equations:</b> The universal building blocks-NAND & NOR, AND-OR network, NAND-NAND Logic for implementation of Boolean expressions.				
<b>Method of Assessment</b>	External				
<b>Learning Outcome 6</b>	Implement different type of adder and subtractor circuits. <i>(Cognitive)</i>			4	5
<b>Contents</b>	<b>Adder and Subtractor Circuit:</b> Half adder, full adder, parallel binary adder, 8421 adder, half subtractor, full subtractor, parallel binary subtractor.				
<b>Method of Assessment</b>	External				
<b>Learning Outcome 7</b>	Design different type of coder and multiplexer circuits <i>(Psychomotor)</i>			6	5
<b>Contents</b>	<b>Coder Circuit:</b> Encoder, Decoder (2 to 4 line, 3 to 8 line, BCD to Decimal, Decimal to 7 segment) <b>MUX Circuit:</b> Multiplexers: 4 to 1 and 8 to 1. De-Multiplexers: 1 to 4 and 1 to 8. (Block Diagram and Truth table) Verification of encoder, decoder, multiplexer and de-multiplexer circuit.				
<b>Method of Assessment</b>	Internal				

RGPV (DIPLOMA WING) BHOPAL		OBE CURRICULUM FOR THE COURSE		FORMAT-3	Sheet No. 3/5
Branch	OPTOELECTONICS			Semester	3
Course Code		Course Name	Digital Electronics		
Course Outcome 3	Analyze flip-flop circuit, counters, shift registers and understand their operation.			Teach Hrs.	Marks
Learning Outcome 8	Analyze the working of various flip-flops and verify its outputs. ( <i>Psychomotor</i> )			4	8
Contents	<b>Flip-Flop:</b> S-R flip-flops(FF), D FF, Types of Triggering, Glitch, JK FF race around condition and remedies, JK Master Slave FF and T FF. Verification of various flip-flops				
Method of Assessment	Internal				
Learning Outcome 9	Draw and explain different type of registers. ( <i>Cognitive</i> )			4	6
Contents	<b>Registers:</b> Shift Register (3 to 4 bits only)- introduction, circuitdiagram and waveforms of SISO, SIPO,PISO, PIPO shift registers.				
Method of Assessment	External				
Learning Outcome 10	Design different type of synchronous and asynchronous counters. ( <i>Psychomotor</i> )			4	6
Contents	<b>Counters:</b> Asynchronous: Up/down counters, Up-down counters. Synchronous Counters. Up/down counters, Ring counter, Johnson counter. Design Mode-4 counters.				
Method of Assessment	External				

<b>RGPV (DIPLOMA WING) BHOPAL</b>		<b>OBE CURRICULUM FOR THE COURSE</b>		<b>FORMAT-3</b>	<b>Sheet No. 4/5</b>
<b>Branch</b>	<b>OPTOELECTONICS</b>			<b>Semester</b>	<b>3</b>
<b>Course Code</b>		<b>Course Name</b>	<b>Digital Electronics</b>		
<b>Course Outcome 4</b>	Demonstrate the functioning of A to D and D to A Converters.			<b>Teach Hrs</b>	<b>Marks</b>
<b>Learning Outcome 11</b>	Draw and explain various operation of D/A conversion circuits. <i>(Cognitive)</i>			3	10
<b>Contents</b>	<b>D/A Conversion:</b> Weighted resistor, R-2R ladder network.				
<b>Method of Assessment</b>	Internal				
<b>Learning Outcome 12</b>	Draw and explain various operation of D/A conversion circuits. <i>(Cognitive)</i>			5	10
<b>Contents</b>	<b>A/D Conversion:</b> Counter type, Successive approximation, Flash type, Dual slope type. (Theoretical aspects)				
<b>Method of Assessment</b>	External				

RGPV (DIPLOMA WING) BHOPAL		OBE CURRICULUM FOR THE COURSE		FORMAT-3	Sheet No. 5/5
Branch	OPTOELECTONICS			Semester	3
Course Code		Course Name	Digital Electronics		
<b>Course Outcome 5</b>	Compare various digital logic family.			Teach Hrs.	Marks
<b>Learning Outcome 13</b>	Compare digital ICs on different parameters. <i>(Cognitive)</i>			4	8
<b>Contents</b>	<b>Characteristics of digital ICs:</b> Fan-in, Fan-out, Propagation delay, Power dissipation, Noise margins, Figure of merit. <b>Logic ICs:</b> NAND Gate using TTL, NOR gate using ECL.				
<b>Method of Assessment</b>	External				
<b>Learning Outcome 14</b>	Construct universal gates and inverter using MOS and CMOS logic. <i>(Cognitive)</i>			4	6
<b>Contents</b>	<b>Classifications of logic families:</b> Saturated and Non-saturated logic. <b>MOS and CMOS Logic:</b> MOS based NOT gate, Two input NAND & NOR gate. CMOS based NOT gate, Two input NAND & NOR gate.				
<b>Method of Assessment</b>	External				
<b>Learning Outcome 15</b>	Make use of PAL & PLA for implementation of Boolean expression and design simple logic circuit. <i>(Cognitive/Affective)</i>			4	6
<b>Contents</b>	<b>PLD:</b> PAL,PLA Implementation of Boolean expression using PAL,PLA (Up-to 2 variables)				
<b>Method of Assessment</b>	Internal				