

<b>RGPV (DIPLOMA WING) BHOPAL</b>		<b>OBE CURRICULUM FOR THE COURSE</b>		<b>FORMAT- 3</b>	<b>Sheet No. 1/5</b>
<b>Branch</b>	<b>Computer Science and Engineering</b>		<b>Semester</b>	<b>II</b>	
<b>Course Code</b>		<b>Course Name</b>	<b>Digital Technique</b>		
<b>Course Outcome 1</b>	Perform conversion among different number systems, and became familiar with basic codes used in digital computer.			<b>Teach Hrs.</b>	<b>Marks</b>
<b>Learning Outcome 1</b>	Define signals and convert onenumber systemsto another.( <b>Cognitive</b> )			07	10
<b>Contents</b>	Definition of Signal,Comparisons Between Analog and Digital signal. Advantages and disadvantages of Digital Circuits. Number System-Introduction to binary, octal, decimal and hexadecimal number systems Conversion between number system.				
<b>Method of Assessment</b>	Internal				
<b>Learning Outcome 2</b>	Explain differentcodes andperform binary arithmetic.( <b>Cognitive</b> )			07	10
<b>Contents</b>	Binary Arithmetic-Binary addition, subtraction, Multiplication and division. 1's and 2's complements and its utilization Codes-BCD, Grey Code, Excess 3, EBCDIC, ASCII Code and its uses..				
<b>Method of Assessment</b>	External				

RGPV (DIPLOMA WING) BHOPAL		OBE CURRICULUM FOR THE COURSE		FORMAT- <b>3</b>	Sheet No. 2/5
Branch	Computer Science and Engineering		Semester	II	
Course Code		Course Name	Digital Technique		
<b>Course Outcome 2</b>	Design simple Logic Circuit with logic gates by applying Boolean laws and rules on expression.		Teach Hrs.	Marks	
<b>Learning Outcome 3</b>	Draw symbol and write truth table & logical expression for all the gates. <b>(Cognitive)</b>		07	10	
<b>Contents</b>	Logic Gates: Basic concepts of Diode/transistor switch circuit, Logic Gates Symbols, Truth Table and Logical expression of Basic logic gates- AND, OR, NOT Universal Gates-NAND and NOR Special Purpose Gates-EX-OR, EX-NOR Realization of All Other Gates Using Universal Gates				
<b>Method of Assessment</b>	External				
<b>Learning Outcome 4</b>	Solve equation using Boolean algebra and K-map. <b>(Cognitive)</b>		08	10	
<b>Contents</b>	Boolean Algebra-Rules and Laws of Boolean Algebra, De-Morgan's Theorem. Duality Theorem Introduction to logic design with Karnaugh map Simplification of Boolean Function up-to 4 variables(2,3,4 variable), Don't Care Condition Boolean Representation-Sum of Product and product of Sum, Min Term and Max term				
<b>Method of Assessment</b>	External				
<b>Learning Outcome 5</b>	Implement and verify truth table of given logic gates and Boolean equation. <b>(Psychomotor)</b>		06	15	
<b>Contents</b>	Verify truth table of NOT and, OR, EX-OR, EXNOR, NOR, NAND gates. Implement AND, OR and NOT gate using NOR and NAND gate and verify truth table. Implement and verify truth table of De-Morgan's theorem. Implement simple Boolean equation using gates and verify output.				
<b>Method of Assessment</b>	Internal				

RGPV (DIPLOMA WING) BHOPAL		OBE CURRICULUM FOR THE COURSE		FORMAT-3	Sheet No. 3/5
Branch	Computer Science and Engineering		Semester	II	
Course Code		Course Name	Digital Technique		
<b>Course Outcome 3</b>	Learn the minimization techniques to simplify the hardware requirements of digital circuit and understand the design of Combinational circuit.		Teach Hrs.	Marks	
<b>Learning Outcome 6</b>	Design Adder, Subtractor. Encoder and Decoder circuits.( <b>Cognitive</b> )		07	10	
<b>Contents</b>	Half adder, Full adder Half Subtractor and Full Subtractor Basics of Encoder,Decimal to BCD Encoder Basics of Decoder,BCD -to -Seven Segments Decoder.				
<b>Method of Assessment</b>	External				
<b>Learning Outcome 7</b>	Explain differenttypes of multiplexers, demultiplexers and code convertor.( <b>Cognitive</b> )		07	10	
<b>Contents</b>	Multiplexer/Demultiplexer-Applications of Multiplexer and Demultiplexer,4:1 Multiplexer,1:4 Demultiplexer Code Convertor-BCD to Binary (74184),Binary to BCD(74185A)				
<b>Method of Assessment</b>	Internal				
<b>Learning Outcome 8</b>	Implement and verify given combinational logic circuits. ( <b>Psychomotor</b> )		06	20	
<b>Contents</b>	Implement and verify truth table of Half & Full adder, Half & Full Subtractor Verify truth table of 4:1 Multiplexer, 1:4 De-multiplexer Design and implement Decoder(2:4) and Encoder(4:2) Study of Code converter and BCD adder.				
<b>Method of Assessment</b>	External				

<b>RGPV (DIPLOMA WING) BHOPAL</b>		<b>OBE CURRICULUM FOR THE COURSE</b>		<b>FORMAT- 3</b>	<b>Sheet No. 4/5</b>
<b>Branch</b>	<b>Computer Science and Engineering</b>		<b>Semester</b>	<b>II</b>	
<b>Course Code</b>		<b>Course Name</b>	<b>Digital Technique</b>		
<b>Course Outcome 4</b>	Obtain basic knowledge of logic families for implement logics within integrated circuit.			<b>Teach Hrs</b>	<b>Marks</b>
<b>Learning Outcome 9</b>	Define digital integrated circuits. <b>(Cognitive)</b>			07	10
<b>Contents</b>	Introduction to Digital Integrated Circuits Characteristics of Digital IC's				
<b>Method of Assessment</b>	Internal				
<b>Learning Outcome 10</b>	Compare the characteristics of different logic families. <b>(Cognitive)</b>			08	10
<b>Contents</b>	Characteristics of Logic Families –Power Dissipation, Speed, Fan in Fan Out, Propagation delay Time logic Families –RTL, DTL, IIL, ECL, MOS Analysis of open collector and tri –state Logic				
<b>Method of Assessment</b>	External				

<b>RGPV (DIPLOMA WING) BHOPAL</b>		<b>OBE CURRICULUM FOR THE COURSE</b>		<b>FORMAT- 3</b>	<b>Sheet No. 5/5</b>
<b>Branch</b>	<b>Computer Science and Engineering</b>			<b>Semester</b>	<b>II</b>
<b>Course Code</b>		<b>Course Name</b>	<b>Digital Technique</b>		
<b>Course Outcome 5</b>	Understand the design of Sequential Circuits such as Flip Flop, Registers and Counters.			<b>Teach Hrs</b>	<b>Marks</b>
<b>Learning Outcome 11</b>	Draw circuit of different flip-flops and explain its operation. <b>(Cognitive)</b>			06	10
<b>Contents</b>	One-bit Memory Cell, Concept of clock Signal Flip Flop –S-R, Clocked R-S, JK, JK Master Slave, T and D Flip Flop, Application of Flip Flop				
<b>Method of Assessment</b>	External				
<b>Learning Outcome 12</b>	Explain different types of shift register and counter. <b>(Cognitive)</b>			06	10
<b>Contents</b>	Registers, Shift Register, types of Shift Register-SISO, SIPO, PISO, PIPO Counters-Basics of counter and its applications				
<b>Method of Assessment</b>	External				
<b>Learning Outcome 13</b>	Design and Implement given Sequential Logic Circuits and verify it. <b>(Psychomotor)</b>			08	15
<b>Contents</b>	Verify truth table of RS, JK, D and T flip-flop. Design and Implement Shift registers using D flip-flop Design and Implement ripple counter using J-K flip-flop Design and Implement synchronous counter using J-K flip-flops.				
<b>Method of Assessment</b>	Internal				

### Suggested List of Experiments:

S.No	Experiment list
1.	Study and Verify the truth table of logic gates (74xx series).
2.	Realization of AND, OR, NOT and Ex-OR logic gates using NAND and NOR gate
3.	Verification of De-Morgan's theorem
4.	Implement simple Boolean equation using gates and verify output.
5.	Implement and verify truth table of Half and Full adder.
6.	Implement and Verify truth table of Half and Full Subtractor
7.	Study and Verify truth table of 4:1 Multiplexer
8.	Study and Verify truth table of 1:4 De-Multiplexer
9.	Design and implement 2:4 Decoder.
10.	Design and implement 4:2 Encoder.
11.	Study of gray to binary code convertor using gates
12.	Study of BCD adder
13.	Verification of truth table of RS, JK, D and T flip flop using IC's.
14.	Design and Implement Shift registers using D flip-flop
15.	Design and Implement ripple counter using J-K flip-flop
16.	Design and Implement synchronous counter using J-K flip-flops.

**ReferenceBooks/WebPortals:**

1.		
2.		
3.		
4.		
5.		
6.		
7.		

RGPV (Diploma Wing ) Bhopal		SCHEME FOR LEARNING OUTCOME				Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
						C	0	2	0	1	1	
<b>COURSE NAME</b>	Digital Technique											
<b>CO Description</b>	Perform conversion among different number systems, and became familiar with basic codes used in digital computer.											
<b>LO Description</b>	Define signals and convert onenumber systemsto another											
SCHEME OF STUDY												
S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks					
LO-01	Definition of Signal, Comparisons Between Analog and Digital signal. Advantages and disadvantages of Digital Circuits. Number System-Introduction to binary, octal, decimal and hexadecimal number systems Conversion between number system.	Interactive classroom lecture, PPT, demonstration, quiz, assignments	Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/ assignments/ tutorial.	07	--	Text Books, PPT, Handouts, chalk board, charts.Videos lectures- NPTEL& others						
SCHEME OF ASSESSMENT												
S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal							
LO-01	Mid Semester Theory Exam	<b>Student will be asked to(and/or):</b> 1. List out various advantages and disadvantages of digital circuits. 2. Compare analog and digital signal. 3. Define number system and give example of each 4. Simple numerical on conversion of number system.	10	Question paper, Rating scale	Internal							
ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)												

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
		C	0	2	0	1	2	

<b>COURSE NAME</b>	<b>Digital Technique</b>
<b>CO Description</b>	Perform conversion among different number systems, and became familiar with basic codes used in digital computer.
<b>LO Description</b>	Explain different codes and perform binary arithmetic..

#### SCHEME OF STUDY

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-02	Binary Arithmetic-Binary addition, subtraction, Multiplication and division. 1's and 2's complements and its utilization Codes-BCD, Grey Code, Excess 3, EBCDIC, ASCII Code and its uses..	Interactive classroom lecture, PPT, demonstration, quiz,assignments, tutorial	Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/assignments/ tutorial to make students practice their knowledge.	07	--	Text Books, PPT, Handouts, chalk board, charts, Numerical Problems Workbook	

#### SCHEME OF ASSESSMENT

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
LO-02	End Semester Theory Exam	<b>Student will be asked to</b> (and/or): 1. List out different codes and example of each 2. Perform given binary operation using different techniques.	10	Question paper, Rating scale	External

#### ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)

ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)							
---	--	--	--	--	--	--	--

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING</b>	Branch Code		Course Code		CO	LO	Format No. <b>4</b>
------------------------------------	----------------------------	-------------	--	-------------	--	----	----	---------------------

		OUTCOME					Code		Code	
		C	0		2	0		2	3	
<b>COURSE NAME</b>	<b>Digital Technique</b>									
<b>CO Description</b>	Design simple Logic Circuit with logic gates by applying Boolean laws and rules on expression.									
<b>LO Description</b>	Draw symbol and write truth table & logical expression for all the gates.									
SCHEME OF STUDY										
S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks			
LO-03	Logic Gates: Basic concepts of Diode/transistor switch circuit, Logic Gates Symbols, Truth Table and Logical expression of Basic logic gates-AND, OR, NOT Universal Gates-NAND and NOR Special Purpose Gates-EX-OR, EX-NOR Realization of All Other Gates Using Universal Gates	Interactive classroom lecture, PPT, demonstration, quiz, assignment, tutorial	Teacher will explain the contents and provide handouts to students. Teacher will conduct assignments/quiz/tutorial to make students practice their knowledge.	07	--	Text Books, PPT, Handouts, chalk board, charts, Video lecture- NPTEL and others.				
SCHEME OF ASSESSMENT										
S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal					
LO-03	End Semester Theory Exam	<b>Student will be asked to (and/or):</b> 1. Draw symbol and truth table of given logic gates. 2. Realize the given gates using universal gates.	10	Question paper, Rating scale	External					
ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)										

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
		C	0	2	0	2	4	

<b>COURSE NAME</b>	<b>Digital Technique</b>
<b>CO Description</b>	Design simple Logic Circuit with logic gates by applying Boolean laws and rules on expression.
<b>LO Description</b>	Solve equation using Boolean algebra and K-map

#### SCHEME OF STUDY

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach H Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-04	Boolean Algebra-Rules and Laws of Boolean Algebra, De-Morgan’s Theorem. Duality Theorem Introduction to logic design with Karnaugh map Simplification of Boolean Function up-to 4 variables (2,3,4 variable), Don’t Care Condition Boolean Representation-Sum of Product and product of Sum , Min Term and Max term	Interactive classroom lecture, PPT, Video, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct assignments/ quiz/tutorial to make students practice their knowledge.	08	--	Text Books, PPT, Handouts, chalk board, charts, Video lecture- NPTEL and others.	

#### SCHEME OF ASSESSMENT

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
LO-04	End Semester Theory Exam	<b>Student will be asked to(and/or):</b> 1. State De-Morgan’s theorem & Duality theorem 2. Simplify the Boolean function using K-map.. 3. Express the Boolean function as PSO / SOP form.	10	Question paper + Rating scale.	External

#### ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)

ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)
---

<b>RGPV (Diploma Wing ) Bhopal</b>		<b>SCHEME FOR LEARNING OUTCOME</b>			Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
					C	0	2	0	2	5	
<b>COURSE NAME</b>	<b>Digital Technique</b>										
<b>CO Description</b>	Design simple Logic Circuit with logic gates by applying Boolean laws and rules on expression.										
<b>LO Description</b>	Implement and verify truth table of given logic gates and Boolean equation.										
<b>SCHEME OF STUDY</b>											
<b>S. No.</b>	<b>Learning Content</b>	<b>Teaching – Learning Method</b>	<b>Description of T-L Process</b>	<b>Teach Hrs.</b>	<b>Pract. / Tut Hrs.</b>	<b>LRs Required</b>			<b>Remarks</b>		
LO-05	Verify truth table of NOT and, OR, EX-OR, EXNOR, NOR, NANDgates. Implement AND, OR and NOT gate using NOR and NAND gate and verifytruth table. Implement and verify truth table of De-Morgan’s theorem. Implement simple Boolean equation using gates and verifyoutput	Lab demonstration, PPT , hands on practice, lab assignments.	<ul style="list-style-type: none"> <li>Teacher with support from lab staff will demonstrate the procedure of lab experiments.</li> <li>Student will conduct lab assignment based on these experiments.</li> </ul>		06	Lab manual, charts, Handouts, experimental trainer instruments/kit with measuring instruments, computer with relevant simulation software and high speed internet.					
<b>SCHEME OF ASSESSMENT</b>											
<b>S. No.</b>	<b>Method of Assessment</b>	<b>Description of Assessment</b>			<b>Maximum Marks</b>	<b>Resources Required</b>			<b>External / Internal</b>		
LO-05	Practical test in laboratory	<b>Student will be asked to</b> <ol style="list-style-type: none"> <li>Verify the truth table of given logic gate</li> <li>Implement logic gate using universal gate.</li> <li>Verify De-Morgan’s theorem.</li> </ol>			15	Rubrics, Rating scale			Internal		

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
		C	0	2	0	3	6	

<b>COURSE NAME</b>	<b>Digital Technique</b>
<b>CO Description</b>	Learn the minimization techniques to simplify the hardware requirements of digital circuit and understand the design of Combinational circuit.
<b>LO Description</b>	Design Adder, Subtractor. Encoder and Decoder circuits

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. / Tut Hrs.	LRs Required	Remarks
LO-06	Half adder, Full adder Half Subtractor and Full Subtractor Basics of Encoder, Decimal to BCD Encoder Basics of Decoder, BCD -to -Seven Segments Decoder.	Interactive classroom lecture, PPT, Video, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct assignments/ quiz/tutorial to make students practice their knowledge.	07	--	Text Books, PPT, Handouts, chalk board, charts, Video lecture- NPTEL and others.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
<b>LO-06</b>	End Semester Theory Exam	<b>Student will be asked to (and/or):</b> 1. What is an encoder? 2. Give the logic expression for sum and carry in full adder circuit. 3. Design a full adder using two half adders and an OR gate. 4. Design a 2:4 decoder using basic gates.	10	Question paper , Rating scale	External

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

--	--	--	--	--	--

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
		<i>C</i>	<i>0</i>	<i>2</i>	<i>0</i>	<i>3</i>	<i>7</i>	

<b>COURSE NAME</b>	<b>Digital Technique</b>
--------------------	--------------------------

<b>CO Description</b>	Learn the minimization techniques to simplify the hardware requirements of digital circuit and understand the design of Combinational circuit.
-----------------------	--

<b>LO Description</b>	Explain differenttypes of multiplexers, de-multiplexers and code convertor.
-----------------------	---

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-07	Multiplexer/Demultiplexer- Applications of Multiplexer and Demultiplexer, 4:1 Multiplexer, 1:4 Demultiplexer Code Convertor-BCD to Binary (74184), Binary to BCD (74185A)	Interactive classroom lecture, PPT, Video, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct assignments/ quiz/tutorial to make students practice their knowledge.	07	--	Text Books, PPT, Handouts, chalk board, charts, Video lecture- NPTEL and others.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maxim um Marks	Resources Required	External / Internal

LO-07	Mid Semester Theory Exam	<b>Student will be asked to (and/or):</b> 1. Design and implement the conversion circuits for BCD to binary. 2. Explain given Multiplexer/Demultiplexer and list out application of it	10	Question paper , Rating scale	Internal
-------	--------------------------	--	----	----------------------------------	----------

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
		C	0	2	0	3	8	

<b>COURSE NAME</b>	Digital Technique
<b>CO Description</b>	Learn the minimization techniques to simplify the hardware requirements of digital circuit and understand the design of Combinational circuit.
<b>LO Description</b>	Implement and verify given combinational logic circuits.

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. / Tut Hrs.	LRs Required	Remarks
LO-08	Implement and verify truth table of Half & Full adder, Half & Full Subtractor. Verify truth table of 4:1 Multiplexer, 1:4 De-multiplexer Design and implement Decoder(2:4) and Encoder(4:2) Study of Code converter and BCD adder.	Lab demonstration, PPT , hands on practice, lab assignments.	<ul style="list-style-type: none"> <li>Teacher with support from lab staff will demonstrate the procedure of lab experiments.</li> <li>Student will conduct lab assignment based on these experiments.</li> </ul>		06	Lab manual, charts, Handouts, experimental trainer instruments /kit with measuring instruments, computer with relevant simulation software and high speed internet.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
--------	----------------------	---------------------------	---------------	--------------------	---------------------

LO-09	Practical test in laboratory	<b>Student will be asked to</b> 1. Verify the given Adder/Subtractor circuit. 2. Verify the given Multiplexer/De-multiplexer. & encoder.	20	Rubrics, Rating scale	External
-------	------------------------------	--	----	-----------------------	----------

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
		C	0	2	0	4	9	

<b>COURSE NAME</b>	Digital Technique
<b>CO Description</b>	Obtain basic knowledge of logic families for implement logics within integrated circuit.
<b>LO Description</b>	Define digital integrated circuits.

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-9	Introduction to Digital Integrated Circuits Characteristics of Digital IC's	Interactive classroom lecture, PPT, Video, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct assignments/ quiz / tutorial to make students practice their knowledge.	07	--	Text Books, PPT, Handouts, chalk board, charts, Video lecture- NPTEL and others.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
--------	----------------------	---------------------------	---------------	--------------------	---------------------

<b>LO-9</b>	Mid Semester Theory Exam	<b>Student will be asked to (and/or):</b> 1. Explain the digital integrated circuits. 2. Draw the Characteristics of Digital IC's.	10	Question paper, Rating scale.	Internal
-------------	--------------------------	--	----	----------------------------------	----------

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
		C	0	2	0	4	10	

<b>COURSE NAME</b>	Digital Technique
<b>CO Description</b>	Obtain basic knowledge of logic families for implement logics within integrated circuit.
<b>LO Description</b>	Compare the characteristics of different logic families.

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-10	Characteristics of Logic Families – Power Dissipation, Speed, Fan in Fan Out, Propagation delay Time logic Families –RTL, DTL, IIL, ECL, MOS Analysis of open collector and tri – state Logic	Interactive classroom lecture, PPT, Video, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct assignments/ quiz/tutorial to make students practice their knowledge.	08	--	Text Books, PPT, Handouts, chalk board, charts, Video lecture- NPTEL and others.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
--------	----------------------	---------------------------	---------------	--------------------	---------------------

<b>LO-10</b>	End Semester Theory Exam	<b>Student will be asked to (and/or):</b> 1. Compare logic families on given parameters. 2. Draw circuit and explain open collector and tri state logic.	10	Question paper , Rating scale.	External
--------------	--------------------------	--	----	--------------------------------	----------

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
		C	0	2	0	5	11	

<b>COURSE NAME</b>	Digital Technique
<b>CO Description</b>	Understand the design of Sequential Circuits such as Flip Flop, Registers and Counters.
<b>LO Description</b>	Draw circuit of different flip-flops and explain its operation.

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-11	One-bit Memory Cell, Concept of clock Signal Flip Flop –S-R, Clocked R-S, JK, JK Master Slave, T and D Flip Flop, Application of Flip Flop	Interactive classroom lecture, PPT, Video, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct assignments/ quiz/tutorial to make students practice their knowledge.	06	--	Text Books, PPT, Handouts, chalk board, charts, Video lecture- NPTEL and others.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
--------	----------------------	---------------------------	---------------	--------------------	---------------------

<b>LO-11</b>	End Semester Theory Exam	<b>Student will be asked to</b> (and/or): 1. Explain the working Master/Slave JK FF 2. Realize JK Flip Flop using SR Flip Flop 3. Draw the state table and excitation table of T flip flop.	10	Question paper , Rating scale.	External
--------------	--------------------------	--	----	-----------------------------------	----------

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
		C	0	2	0	5	12	

<b>COURSE NAME</b>	Digital Technique
<b>CO Description</b>	Understand the design of Sequential Circuits such as Flip Flop, Registers and Counters.
<b>LO Description</b>	Define CMOS, MESFET and UJT.

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-12	Registers, Shift Register, types of Shift Register-SISO, SIPO, PISO, PIPO Counters-Basics of counter and its applications	Interactive classroom lecture, PPT, Video, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct assignments / quiz / tutorial to make students practice their knowledge.	06	--	Text Books, PPT, Handouts, chalk board, charts, Video lecture- NPTEL and others.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
--------	----------------------	---------------------------	---------------	--------------------	---------------------

<b>LO-12</b>	Mid Semester Theory Exam	<b>Student will be asked to (and/or):</b> 1. Design and explain the working of an 4-bit Up/Down ripple counter 2. Draw a 4-bit SISO SIPO, PIPO and PISO shift register and draw its waveforms	10	Question paper , Rating scale.	External
--------------	--------------------------	---	----	--------------------------------	----------

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
		C	0	2	0	5	13	

<b>COURSE NAME</b>	Digital Technique
<b>CO Description</b>	Understand the design of Sequential Circuits such as Flip Flop, Registers and Counters.
<b>LO Description</b>	Design and Implement given SequentialLogic Circuits and verify it

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-13	Verify truth table of RS, JK, D and T flip-flop. Design and Implement Shift registers using D flip-flop Design and Implement ripple counter using J-K flip-flop Design and Implement synchronous counter using J-K flip-flops.	Lab demonstration, PPT , hands on practice, lab assignments.	<ul style="list-style-type: none"> <li>Teacher with support from lab staff will demonstrate the procedure of lab experiments.</li> <li>Student will conduct lab assignment based on these experiments.</li> </ul>	--	08	Lab manual, charts, Handouts, experimental trainer instruments/kit with measuring instruments, computer with relevant simulation software and high speed internet.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
LO-13	Practical test in laboratory	<b>Student will be asked to</b> 1. Verify the given flip flop. 2. Design given counter using flip flop.	15	Rubrics, Rating scale	Internal
<b>ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)</b>					

**Rajiv Gandhi Proudyogiki Vishwavidyalaya**  
**Office Complex, A-4 Gautam Nagar, Bhopal (M. P.)**  
**INTERNAL ASSESSMENT (PRACTICAL COMPONENT) MARKS**

Examination Centre							
Branch		CSE,IT,CHM					
Term / Semester		II semester		Name of Examination		April 2021	
Course Code		203/7151		Course Name		DIGITAL TECHNIQUES(PRACTICAL COMPONENT)	
				<b>Marks Obtained</b>			
		<b>CO No.</b>		2	5		
		<b>LO No.</b>		5	13		
		<b>Max. Marks</b>		15	15		
<b>S. No.</b>	<b>Enrollment No.</b>	<b>Student Name</b>					
1							
2							

NOTE: Max. Marks for Internal Assessment Practical Component is 30. Marks obtained by the students will be proportionately reduced to 20 , while processing the result.

**Rajiv Gandhi Proudyogiki Vishwavidyalaya**  
**Office Complex, A-4 Gautam Nagar, Bhopal (M. P.)**  
**INTERNAL ASSESSMENT (THEORY COMPONENT) MARKS**

Examination Centre							
Branch		CSE,IT,CHM					
Term / Semester		II semester		Name of Examination		April 2021	
Course Code		203/7151		Course Name		DIGITAL TECHNIQUES(THEORY COMPONENT)	
				<b>Marks Obtained</b>			
		<b>CO No.</b>		1	3	4	
		<b>LO No.</b>		1	7	9	
		<b>Max. Marks</b>		10	10	10	
<b>S. No.</b>	<b>Enrollment No.</b>	<b>Student Name</b>					
1							
2							

NOTE: Max. Marks for Internal Assessment Theory Component is 30.

NOTE: End Sem Practical Examination should be conducted for a Max Marks of 30