

RGPV (DIPLOMA WING) BHOPAL		OBE CURRICULUM FOR THE COURSE		FORMAT-3	Sheet No. 1/5
Branch	Electronics & Tele-communication		Semester	3	
Course Code		Course Name	Digital Electronics		
Course Outcome 1	Examine the structure of various number system, codes and logic gates.			Teach Hrs	Marks
Learning Outcome 1	List out different types of number system & code and convert one to another. ( <i>Cognitive</i> )			8	10
Contents	<p><b>Number System:</b> Decimal number, binary number, octal and Hexadecimal number.</p> <p><b>Binary Codes:</b> Weighted and un-weighted codes BCD, Gray, Excess-3.</p> <p><b>Conversion of number system and code:</b> (Decimal number, binary number, octal and Hexadecimal number, BCD, Gray, Excess-3)</p>				
Method of Assessment	External				
Learning Outcome 2	Perform various binary arithmetic operation. ( <i>Cognitive</i> )			5	10
Contents	<p><b>Binary operations:</b> Binary addition, subtraction, Multiplication, Division.</p> <p><b>Complement of number:</b> Complements: 1's, 2's, 9's and 10's. Subtraction using 1's and 2's complement.</p>				
Method of Assessment	Internal				
Learning Outcome 3	Verify truth table of all the gates. ( <i>Psychomotor</i> )			6	10
Contents	<p><b>Logic Gates:</b> Symbol, operation and truth-table: AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR Realization of logic gates using universal gates.</p> <p><b>Logic System:</b> Positive and negative logic system.</p> <p>Verification of the basic logic gates (AND, OR, NOT NAND, NOR, EX-OR and EX-NOR).</p>				
Method of Assessment	External				

RGPV (DIPLOMA WING) BHOPAL		OBE CURRICULUM FOR THE COURSE		FORMAT-3	Sheet No. 2/5
Branch	Electronics & Tele-communication			Semester	3
Course Code		Course Name	Digital Electronics		
Course Outcome 2	Construct and Examine simple combinational digital circuit.			Teach Hrs	Marks
Learning Outcome 4	Verify Boolean algebra laws and theorems. ( <i>Psychomotor</i> )			5	10
Contents	<b>Laws and theorems of Boolean algebra:</b> Boolean laws, De-Morgan's Theorem and Duality Theorem, Complement of Boolean equations. Verification of De- Morgan's theorem.				
Method of Assessment	Internal				
Learning Outcome 5	Solve Boolean expressions using K-map and realize its logic circuit. ( <i>Cognitive</i> )			8	10
Contents	<b>Karnaugh-map:</b> Boolean expressions: Sum of product and product of sum, Karnaugh maps and its use for simplification up to four variable Boolean expressions, Don't care condition. <b>Realization of logic equations:</b> The universal building blocks-NAND & NOR, AND-OR network, NAND-NAND Logic for implementation of Boolean expressions.				
Method of Assessment	External				
Learning Outcome 6	Implement different type of adder and subtractor circuits. ( <i>Cognitive</i> )			5	10
Contents	<b>Adder and Subtractor Circuit:</b> Half adder, full adder, parallel binary adder, 8421 adder, half subtractor, full subtractor, parallel binary subtractor.				
Method of Assessment	External				
Learning Outcome 7	Design different type of coder and multiplexer circuits ( <i>Psychomotor</i> )			8	10
Contents	<b>Coder Circuit:</b> Encoder, Decoder (2 to 4 line, 3 to 8 line, BCD to Decimal, Decimal to 7 segment) <b>MUX Circuit:</b> Multiplexers: 4 to 1 and 8 to 1. De-Multiplexers: 1 to 4 and 1 to 8.				

	(Block Diagram and Truth table) Verification of encoder, decoder, multiplexer and de-multiplexer circuit.
<b>Method of Assessment</b>	Internal

<b>RGPV (DIPLOMA WING) BHOPAL</b>		<b>OBE CURRICULUM FOR THE COURSE</b>		<b>FORMAT-3</b>	<b>Sheet No. 3/5</b>
<b>Branch</b>	<b>Electronics &amp; Tele-communication</b>		<b>Semester</b>	<b>3</b>	
<b>Course Code</b>		<b>Course Name</b>	<b>Digital Electronics</b>		
<b>Course Outcome 3</b>	Analyze flip-flop circuit, counters, shift registers and understand their operation.			<b>Teach Hrs.</b>	<b>Marks</b>
<b>Learning Outcome 8</b>	Analyze the working of various flip-flops and verify its outputs. ( <i>Psychomotor</i> )			8	10
<b>Contents</b>	<b>Flip-Flop:</b> S-R flip-flops(FF), D FF, Types of Triggering, Glitch, JK FF race around condition and remedies, JK Master Slave FF and T FF. Verification of various flip-flops				
<b>Method of Assessment</b>	Internal				
<b>Learning Outcome 9</b>	Draw and explain different type of registers. ( <i>Cognitive</i> )			5	10
<b>Contents</b>	<b>Registers:</b> Shift Register (3 to 4 bits only)- introduction, circuit diagram and waveforms of SISO, SIPO, PISO, PIPO shift registers.				
<b>Method of Assessment</b>	External				
<b>Learning Outcome 10</b>	Design different type of synchronous and asynchronous counters. ( <i>Psychomotor</i> )			8	10
<b>Contents</b>	<b>Counters:</b> Asynchronous: Up/down counters, Up-down counters. Synchronous Counters. Up/down counters, Ring counter, Johnson counter. Design Mode-4 counters.				
<b>Method of Assessment</b>	External				

<b>RGPV (DIPLOMA WING) BHOPAL</b>		<b>OBE CURRICULUM FOR THE COURSE</b>		<b>FORMAT-3</b>	<b>Sheet No. 4/5</b>
<b>Branch</b>	<b>Electronics &amp; Tele-communication</b>		<b>Semester</b>	<b>3</b>	
<b>Course Code</b>		<b>Course Name</b>	<b>Digital Electronics</b>		
<b>Course Outcome 4</b>	Demonstrate the functioning of A to D and D to A Converters.			<b>Teach Hrs</b>	<b>Marks</b>
<b>Learning Outcome 11</b>	Draw and explain various operation of D/A conversion circuits. ( <i>Cognitive</i> )			5	10
<b>Contents</b>	<b>D/A Conversion:</b> Weighted resistor, R-2R ladder network.				
<b>Method of Assessment</b>	Internal				
<b>Learning Outcome 12</b>	Draw and explain various operation of D/A conversion circuits. ( <i>Cognitive</i> )			6	10
<b>Contents</b>	<b>A/D Conversion:</b> Counter type, Successive approximation, Flash type, Dual slope type.(Theoretical aspects)				
<b>Method of Assessment</b>	External				

<b>RGPV (DIPLOMA WING) BHOPAL</b>		<b>OBE CURRICULUM FOR THE COURSE</b>		<b>FORMAT-3</b>	<b>Sheet No. 5/5</b>
<b>Branch</b>	<b>Electronics &amp; Tele-communication</b>		<b>Semester</b>	<b>3</b>	
<b>Course Code</b>		<b>Course Name</b>	<b>Digital Electronics</b>		

<b>Course Outcome 5</b>	Compare various digital logic family.	Teach Hrs.	Marks
<b>Learning Outcome 13</b>	Compare digital ICs on different parameters. ( <i>Cognitive</i> )	6	10
<b>Contents</b>	<b>Characteristics of digital ICs:</b> Fan-in, Fan-out, Propagation delay, Power dissipation, Noise margins, Figure of merit. <b>Logic ICs:</b> NAND Gate using TTL, NOR gate using ECL.		
<b>Method of Assessment</b>	External		
<b>Learning Outcome 14</b>	Construct universal gates and inverter using MOS and CMOS logic. ( <i>Cognitive</i> )	6	10
<b>Contents</b>	<b>Classifications of logic families:</b> Saturated and Non-saturated logic. <b>MOS and CMOS Logic:</b> MOS based NOT gate, Two input NAND & NOR gate. CMOS based NOT gate, Two input NAND & NOR gate.		
<b>Method of Assessment</b>	External		
<b>Learning Outcome 15</b>	Make use of PAL & PLA for implementation of Boolean expression and design simple logic circuit. ( <i>Cognitive/Affective</i> )	6	10
<b>Contents</b>	<b>PLD:</b> PAL,PLA Implementation of Boolean expression using PAL,PLA (Up-to 2 variables)		
<b>Method of Assessment</b>	Internal		

### Suggested Experiment:

S. No.	Practical Experiment	CO
1.	Verify the basic logic gates (AND, OR, NOT NAND, NOR, EX-OR and EX-NOR).	CO302.2
2.	Verify De- Morgan's theorem.	CO302.2
3.	Verify half adder and full adder circuit using EX-OR, AND, OR logic gates.	CO302.2

4.	Verify half subtractor, full subtractor circuit using EX-OR, AND, OR logic gates.	CO302.2
5.	Verify parallel binary subtractor circuit.	CO302.2
6.	Verify 4 bit parallel adder circuit.	CO302.2
7.	Verify the 2 to 4 or 3 to 8 lines decoder circuit.	CO302.2
8.	Verify BCD to 7 segment decoder circuit.	CO302.2
9.	Verify the encoder circuit.	CO302.2
10.	Realize the minimized network of a given function and verify truth table.	CO302.2
11.	Verify the 4:1 or 8:1, multiplexer circuit.	CO302.2
12.	Verify the 1:4 or 1:8 de multiplexer circuit.	CO302.2
13.	Verify SR flip-flop and construct D flip-flop from it.	CO302.3
14.	Verify JK flip-flop and construct T flip-flop from it.	CO302.3
15.	Verify JK master slave flip-flop.	CO302.3
16.	Design Mode-4 Counters.	CO302.3
17.	Design and Develop mini project using digital logic.	CO302.2, CO302.3, CO302.4

### **Suggestions:**

Experiments are expected to be performed

1. Using breadboard/trainer kits.
2. Simulation software (anyone like: PSpice, TINA, Multisim, KiCAD, LTSpice, LabView, Simulink, Proteus, CircuitMaker etc.)
3. On virtual lab platforms available online (like: vlab.co.in, falstad.com/circuit etc.)

### **SuggestedActivities:**

1. Interpret any one DataSheet of A to D or D to A Converter. (CO302.4)
2. List at least two IC's per Logic Family. (CO302.5)

## LEARNING RESOURCES:

### Reference Books:

S. No	Title of Book	Author	Publication
1.	Fundamentals of Digital Circuits	A. Anand Kumar	PHI, 2009 or latest
2.	Digital Electronics and Logic Design	Sharma Sanjay	S. K. Kataria & Sons, 2012 or latest
3.	Modern Digital Electronics	Jain R P	TMH, 2009 or latest
4.	Digital Electronics	K. Meena	PHI, 2009 or latest
5.	Digital Electronics Principles	Malvino & Leach	TMH, 2011 or latest
6.	Digital Electronics	Morris Mano	Pearson, 2008 or latest
7.	Digital Fundamentals	Floyd Thomas L & Jain	Pearson, 2011 or latest
8.	Digital Electronics	Shiv Shankar Mishra	Satya Prakashan New Delhi

### List of Software/Learning Websites:

1. [www.nptel.iitm.ac.in](http://www.nptel.iitm.ac.in)
2. [www.ocw.mit.edu](http://www.ocw.mit.edu)
3. [www.slideshare.net](http://www.slideshare.net)

RGPV (Diploma Wing ) Bhopal		SCHEME FOR LEARNING OUTCOME				Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
						E	0	3	3	0	3	1	1	
<b>COURSE NAME</b>	Digital Electronics													
<b>CO Description</b>	Examine the structure of various number system, codes and logic gates.													
<b>LO Description</b>	List out different types of number system & code and convert one to another.													
SCHEME OF STUDY														
S. No.	Learning Content	Teaching –Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks							
LO-01	<b>Number System:</b> Decimal number, binary number, octal and Hexadecimal number. <b>Binary Codes:</b> Weighted and un-weighted codes BCD, Gray, Excess-3. <b>Conversion of number system and code:</b> (Decimal number, binary number, octal and Hexadecimal number, BCD, Gray, Excess-3)	Interactive classroom lecture, PPT, demonstration, quiz, assignments, tutorial	Teacher will explain the contents and provide handouts to students. Teacher will conduct assignments/ quiz/ tutorial	5	3	Text Books, PPT, Handouts, chalk board, charts. Numerical Problems Workbook								
SCHEME OF ASSESSMENT														
S. No.	Method of Assessment	Description of Assessment			Maximum Marks	Resources Required	External / Internal							
LO-01	End Semester Theory Exam	<b>Student will be asked to</b> (and/or) 1. Explain the given number system or binary code. 2. Convert given number system/ binary code to another.			10	Question paper, Rating scale	External							
ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)														

<b>RGPV (Diploma Wing ) Bhopal</b>		<b>SCHEME FOR LEARNING OUTCOME</b>			Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>
					<i>E</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>0</i>	<i>3</i>	
<b>COURSE NAME</b>	<b>Digital Electronics</b>										
<b>CO Description</b>	Examine the structure of various number system, codes and logic gates.										
<b>LO Description</b>	Perform various binary arithmetic operation.										
<b>SCHEME OF STUDY</b>											
<b>S. No.</b>	<b>Learning Content</b>	<b>Teaching –Learning Method</b>	<b>Description of T-L Process</b>	<b>Teach Hrs.</b>	<b>Pract. /Tut Hrs.</b>	<b>LRs Required</b>			<b>Remarks</b>		
LO-02	<b>Binary operations:</b> Binary addition, subtraction, Multiplication, Division. <b>Complement of number:</b>  Complements: 1's, 2's, 9's and 10's. Subtraction using 1's and 2's complement.	Interactive classroom lecture, PPT, demonstration, quiz, assignments, tutorial	Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/assignments/tutorial	3	2	Text Books, PPT, Handouts, chalk board, charts, Numerical Problems Workbook					
<b>SCHEME OF ASSESSMENT</b>											
<b>S. No.</b>	<b>Method of Assessment</b>	<b>Description of Assessment</b>		<b>Maximum Marks</b>	<b>Resources Required</b>			<b>External / Internal</b>			
LO-02	Mid Semester Theory Exam	<b>Student will be asked to (and/or):</b> 1. Perform the given binary operation and complement of number/s.		10	Question paper, Rating scale			Internal			

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
		<i>E</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>0</i>	<i>3</i>	<i>1</i>	<i>3</i>	

<b>COURSE NAME</b>	<b>Digital Electronics</b>
--------------------	----------------------------

<b>CO Description</b>	Examine the structure of various number system, codes and logic gates.
-----------------------	--

<b>LO Description</b>	Verify truth table of all the gates.
-----------------------	--------------------------------------

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-03	<p><b>Logic Gates:</b> Symbol, operation and truth-table: AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR Realization of logic gates using universal gates. <b>Logic System:</b>Positive and negative logic system.</p> <p>Verification of the basic logic gates (AND, OR,NOT NAND , NOR ,EX-OR and EX-NOR).</p>	Interactive classroom lecture, PPT , Lab demonstration, hands on practice, lab assignments.	<ul style="list-style-type: none"> <li>Teacher will explain the content in class/lab.</li> <li>Teacher with support from lab staff will demonstrate the procedure of lab experiments.</li> <li>Student will conduct lab assignment based on these experiments.</li> </ul>	4	2	Text books, PPT, Lab manual, charts, Handouts, experimental trainer instruments/kit with measuring instruments, computer with relevant simulation software and high speed internet.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
LO-03	End Semester Practical Exam	<p><b>Student will be asked to(and/or):</b></p> <ol style="list-style-type: none"> <li>Draw symbol and verify truth table of given logic gate.</li> <li>Realization of gate using given universal gate</li> </ol>	10	Rubrics, Rating scale	External

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
		<i>E</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>0</i>	<i>3</i>	<i>2</i>	<i>4</i>	

<b>COURSE NAME</b>	<b>Digital Electronics</b>
<b>CO Description</b>	Construct and Examine simple combinational digital circuit.
<b>LO Description</b>	Verify Boolean algebra laws and theorems.

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-04	<b>Laws and theorems of Boolean algebra:</b> Boolean laws, De-Morgan’s Theorem and Duality Theorem, Complement of Boolean equations. Verification of De- Morgan’s theorem.	Interactive classroom lecture, PPT , Lab demonstration, hands on practice, lab assignments.	<ul style="list-style-type: none"> <li>Teacher will explain the content in class/lab.</li> <li>Teacher with support from lab staff will demonstrate the procedure of lab experiments.</li> <li>Student will conduct lab assignment based on these experiments.</li> </ul>	3	2	Text books, PPT, Lab manual, charts, Handouts, experimental trainer instruments/kit with measuring instruments, computer with relevant simulation software and high speed internet.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
LO-04	Practical test in laboratory	<b>Student will be asked to</b> (and/or): 1. Explain given Boolean law and theorem. 2. Verify the De-Morgan’s theorem.	10	Rubrics, Rating scale	Internal

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

RGPV (Diploma Wing ) Bhopal		SCHEME FOR LEARNING OUTCOME			Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
					E	0	3	3	0	3	2	5	
<b>COURSE NAME</b>	Digital Electronics												
<b>CO Description</b>	Construct and Examine simple combinational digital circuit.												
<b>LO Description</b>	Solve Boolean expressions using K-map and realize its logic circuit.												
SCHEME OF STUDY													
S. No.	Learning Content	Teaching –Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks						
LO-05	<p><b>Karnaugh-map:</b> Boolean expressions: Sum of product and product of sum, Karnaugh maps and its use for simplification up to four variable Boolean expressions, Don't care condition.</p> <p><b>Realization of logic equations:</b> The universal building blocks- NAND &amp; NOR, AND-OR network, NAND-NAND Logic for implementation of Boolean expressions.</p>	Interactive classroom lecture, PPT, demonstration, quiz, assignments, tutorial	Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/assignments/ tutorial	6	2	Text Books, PPT, Handouts, chalk board, charts, Numerical Problems Workbook							
SCHEME OF ASSESSMENT													
S. No.	Method of Assessment	Description of Assessment			Maximum Marks	Resources Required	External / Internal						
LO-05	End Semester Theory Exam	<p><b>Student will be asked to</b> (and/or)</p> <ol style="list-style-type: none"> <li>Simplify the Boolean expression using given method</li> <li>Realize logic equation using given building block</li> </ol>			10	Question paper, Rating scale	External						
ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)													

<b>RGPV (Diploma Wing ) Bhopal</b>		<b>SCHEME FOR LEARNING OUTCOME</b>			Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>	
					<i>E</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>0</i>	<i>3</i>		<i>2</i>
<b>COURSE NAME</b>	<b>Digital Electronics</b>											
<b>CO Description</b>	Construct and Examine simple combinational digital circuit.											
<b>LO Description</b>	Implement different type of adder and subtractor circuits											
<b>SCHEME OF STUDY</b>												
<b>S. No.</b>	<b>Learning Content</b>	<b>Teaching –Learning Method</b>	<b>Description of T-L Process</b>	<b>Teach Hrs.</b>	<b>Pract. /Tut Hrs.</b>	<b>LRs Required</b>			<b>Remarks</b>			
LO-06	<b>Adder and Subtractor Circuit:</b> Half adder, full adder, parallel binary adder, 8421 adder, half subtractor, full subtractor, parallel binary subtractor.	Interactive classroom lecture, PPT, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/ assignments/ tutorial	4	1	Text Books, PPT, Handouts, chalk board, charts.						
<b>SCHEME OF ASSESSMENT</b>												
<b>S. No.</b>	<b>Method of Assessment</b>	<b>Description of Assessment</b>	<b>Maximum Marks</b>	<b>Resources Required</b>			<b>External / Internal</b>					
LO-06	End Semester Theory Exam	<b>Student will be asked to</b> 1. Explain the given adder and/or subtractor circuit.	10	Question paper, Rating scale			External					
<b>ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)</b>												

RGPV (Diploma Wing ) Bhopal		SCHEME FOR LEARNING OUTCOME				Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
						E	0	3	3	0	3	2	7	
<b>COURSE NAME</b>	Digital Electronics													
<b>CO Description</b>	Construct and Examine simple combinational digital circuit.													
<b>LO Description</b>	Design different type of coder and multiplexer circuits													
SCHEME OF STUDY														
S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks							
LO-07	<b>Coder Circuit:</b> Encoder, Decoder (2 to 4 line,3 to 8 line, BCD to Decimal, Decimal to7 segment) <b>MUX Circuit:</b> Multiplexers: 4 to1 and 8 to1. De-Multiplexers: 1 to 4 and 1 to 8. (Block Diagram & Truth table) Verification of encoder, decoder, multiplexer and de-multiplexer circuit.	Interactive classroom lecture, PPT , Lab demonstration, hands on practice, lab assignments.	<ul style="list-style-type: none"> <li>Teacher will explain the content in class/lab.</li> <li>Teacher with support from lab staff will demonstrate the procedure of lab experiments.</li> <li>Student will conduct lab assignment based on these experiments.</li> </ul>	6	2	Text books, PPT, Lab manual, charts, Handouts, experimental trainer instruments/kit with measuring instruments, computer with relevant simulation software and high speed internet.								
SCHEME OF ASSESSMENT														
S. No.	Method of Assessment	Description of Assessment			Maximum Marks	Resources Required	External / Internal							
LO-07	Practical test in laboratory	<b>Student will be asked to</b> (and/or): 1. Explain the given coder or /and Mux circuit. 2. Verify the given Coder or/and Mux circuit.			10	Rubrics, Rating scale	Internal							
ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)														

<b>RGPV (Diploma Wing ) Bhopal</b>		<b>SCHEME FOR LEARNING OUTCOME</b>			Branch Code		Course Code		CO Code	LO Code	Format No. <b>4</b>	
					<i>E</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>0</i>	<i>3</i>		<i>3</i>
<b>COURSE NAME</b>	<b>Digital Electronics</b>											
<b>CO Description</b>	Analyze flip-flop circuit, counters, shift registers and understand their operation.											
<b>LO Description</b>	Analyze the working of various flip-flops and verify its outputs											
<b>SCHEME OF STUDY</b>												
<b>S. No.</b>	<b>Learning Content</b>	<b>Teaching – Learning Method</b>	<b>Description of T-L Process</b>	<b>Teach Hrs.</b>	<b>Pract. /Tut Hrs.</b>	<b>LRs Required</b>			<b>Remarks</b>			
LO-08	<b>Flip-Flop:</b> S-R flip-flops(FF), D FF, Types of Triggering, Glitch, JK FF race around condition and remedies, JK Master Slave FF and T FF. Verification of various flip-flops	Interactive classroom lecture, PPT , Lab demonstration, hands on practice, lab assignments.	<ul style="list-style-type: none"> <li>Teacher will explain the content in class/lab.</li> <li>Teacher with support from lab staff will demonstrate the procedure of lab experiments.</li> <li>Student will conduct lab assignment based on these experiments.</li> </ul>	5	3	Text books, PPT, Lab manual, charts, Handouts, experimental trainer instruments/kit with measuring instruments, computer with relevant simulation software and high speed internet.						
<b>SCHEME OF ASSESSMENT</b>												
<b>S. No.</b>	<b>Method of Assessment</b>	<b>Description of Assessment</b>		<b>Maximum Marks</b>	<b>Resources Required</b>				<b>External / Internal</b>			

LO-08	Practical test in laboratory	<b>Student will be asked to</b> (and/or): 1. Explain the given flip-flop circuit. 2. Verify the given flip-flop circuit.	10	Rubrics, Rating scale	Internal
-------	------------------------------	--	----	-----------------------	----------

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
		<i>E</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>9</i>	

<b>COURSE NAME</b>	<b>Digital Electronics</b>
<b>CO Description</b>	Analyze flip-flop circuit, counters, shift registers and understand their operation.
<b>LO Description</b>	Draw and explain different type of registers

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching –Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-09	<b>Registers:</b> Shift Register (3 to 4 bits only)- introduction, circuit diagram and waveforms of SISO, SIPO, PISO, PIPO shift registers.	Interactive classroom lecture, PPT, demonstration, quiz, assignments, tutorial	Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/assignments/ tutorial	4	1	Text Books, PPT, Handouts, chalk board, charts, Numerical Problems Workbook	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
--------	----------------------	---------------------------	---------------	--------------------	---------------------

LO-09	End Semester Theory Exam	<b>Student will be asked to</b> 1. Draw circuit diagram and explain working with waveform of given register.	10	Question paper, Rating scale	External
-------	--------------------------	---	----	------------------------------	----------

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
		<i>E</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>10</i>	

<b>COURSE NAME</b>	<b>Digital Electronics</b>
<b>CO Description</b>	Analyze flip-flop circuit, counters, shift registers and understand their operation.
<b>LO Description</b>	Design different type of synchronous and asynchronous counters.

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching – Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-10	<b>Counters:</b> Asynchronous: Up/down counters, Up-down counters. Synchronous Counters. Up/down counters, Ring counter, Johnson counter. Design Mode-4 counters.	Interactive classroom lecture, PPT , Lab demonstration, hands on practice, lab assignments.	<ul style="list-style-type: none"> <li>Teacher will explain the content in class/lab.</li> <li>Teacher with support from lab staff will demonstrate the procedure of lab experiments.</li> <li>Student will conduct lab assignment based on these experiments.</li> </ul>	4	4	Text books, PPT, Lab manual, charts, Handouts, experimental trainer instruments/kit with measuring instruments, computer with relevant simulation software and high speed internet.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
--------	----------------------	---------------------------	---------------	--------------------	---------------------

LO-10	End Semester Practical Exam	<b>Student will be asked to</b> 1. Design and explain the working of counter of given specification &/or type.	10	Rubrics/Rating scale	External
-------	-----------------------------	---	----	----------------------	----------

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
		<i>E</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>0</i>	<i>3</i>	<i>4</i>	<i>11</i>	

<b>COURSE NAME</b>	<b>Digital Electronics</b>
<b>CO Description</b>	Demonstrate the functioning of A to D and D to A Converters.
<b>LO Description</b>	Draw and explain various operation of D/A conversion circuits.

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching –Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-11	<b>D/A Conversion:</b> Weighted resistor, R-2R ladder network.	Interactive classroom lecture, PPT, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/ assignments/ tutorial	5	--	Text Books, PPT, Handouts, chalk board, charts.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
LO-11	Mid Semester Theory Exam	<b>Student will be asked</b> 1. Draw the circuit diagram and explain the working of given D/A converter.	10	Question paper, Rating scale	Internal

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

RGPV (Diploma Wing ) Bhopal		SCHEME FOR LEARNING OUTCOME			Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
					E	0	3	3	0	3	4	12	
<b>COURSE NAME</b>	Digital Electronics												
<b>CO Description</b>	Demonstrate the functioning of A to D and D to A Converters.												
<b>LO Description</b>	Draw and explain various operation of A/D conversion circuits.												
SCHEME OF STUDY													
S. No.	Learning Content	Teaching –Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks						
LO-12	<b>A/D Conversion:</b> Counter type, Successive approximation, Flash type, Dual slope type. (Theoretical aspects)	Interactive classroom lecture, PPT, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/ assignments/ tutorial	6	--	Text Books, PPT, Handouts, chalk board, charts.							
SCHEME OF ASSESSMENT													
S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required			External / Internal						
LO-12	End Semester Theory Exam	<b>Student will be asked to</b> 1. Draw the circuit diagram and explain the working of given A/D converter.	10	Question paper, Rating scale			External						
ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)													
RGPV (Diploma Wing ) Bhopal		SCHEME FOR LEARNING OUTCOME			Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
					E	0	3	3	0	3	5	13	
<b>COURSE NAME</b>	Digital Electronics												
<b>CO Description</b>	Compare various digital logic family.												

<b>LO Description</b>	Compare digital ICs on different parameters
-----------------------	---

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching –Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-13	<b>Characteristics of digital ICs:</b> Fan-in, Fan-out, Propagation delay, Power dissipation, Noise margins, Figure of merit. <b>Logic ICs:</b> NAND Gate using TTL, NOR gate using ECL.	Interactive classroom lecture, PPT, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/ assignments/ tutorial	6	--	Text Books, PPT, Handouts, chalk board, charts.	

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
LO-13	End Semester Theory Exam	<b>Student will be asked to</b> (and/or) 1. Characterize and compare the given digital IC/s. 2. Draw and explain the NAND/NOR gate using given logic ICs.	10	Question paper, Rating scale	External

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
		<i>E</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>0</i>	<i>3</i>	<i>5</i>	<i>14</i>	

<b>COURSE NAME</b>	<b>Digital Electronics</b>
<b>CO Description</b>	Compare various digital logic family.
<b>LO Description</b>	Construct universal gates and inverter using MOS and CMOS logic

**SCHEME OF STUDY**

S. No.	Learning Content	Teaching –Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
LO-14	<b>Classifications of logic families:</b> Saturated and Non-saturated logic. <b>MOS and CMOS Logic:</b> MOS based NOT gate, Two input NAND & NOR gate. CMOS based NOT gate, Two input NAND & NOR gate.	Interactive classroom lecture, PPT, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/ assignments/ tutorial	6	--	Text Books, PPT, Handouts, chalk board, charts.	

#### SCHEME OF ASSESSMENT

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
LO-14	End Semester Theory Exam	<b>Student will be asked to</b> (and/or) 1. Classify the logic families. 2. Design universal and inverter gate using given logic family.	10	Question paper, Rating scale	External

#### ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)

<b>RGPV (Diploma Wing ) Bhopal</b>	<b>SCHEME FOR LEARNING OUTCOME</b>	Branch Code			Course Code			CO Code	LO Code	Format No. <b>4</b>
		<i>E</i>	<i>0</i>	<i>3</i>	<i>3</i>	<i>0</i>	<i>3</i>	<i>5</i>	<i>15</i>	

<b>COURSE NAME</b>	Digital Electronics
<b>CO Description</b>	Compare various digital logic family.
<b>LO Description</b>	Make use of PAL & PLA for implementation of Boolean expression and design simple logic circuit.

#### SCHEME OF STUDY

S. No.	Learning Content	Teaching –Learning Method	Description of T-L Process	Teach Hrs.	Pract. /Tut Hrs.	LRs Required	Remarks
--------	------------------	---------------------------	----------------------------	------------	------------------	--------------	---------

LO-15	<b>PLD:</b> PAL, PLA Implementation of Boolean expression using PAL, PLA (Up-to 2 variables)	Interactive classroom lecture, PPT, Video, demonstration, quiz, assignments.	Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/ assignments/ tutorial	6	--	Text Books, PPT, Handouts, chalk board, charts, Video lecture- NPTEL and others.	
-------	---	--	--	---	----	--	--

**SCHEME OF ASSESSMENT**

S. No.	Method of Assessment	Description of Assessment	Maximum Marks	Resources Required	External / Internal
LO-15	Seminar presentation	<b>Student will be asked to</b> 1. Present on given PLA &/or PAL 2. Implement given Boolean expression using PAL/PLA	10	Rubrics, Rating scale	Internal

**ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)**

--	--	--	--	--	--